hardlimFt - Reyes AndresReyes Andres

| Home | | What i'm doing | | About Me | __

← Getting started: Design di un Perceptron in FPGA con Vivado

hardlimFt

By Andres Reyes | Published Ottobre 14, 2017 | Full size is 403 × 120 pixels

perceptronHardlim

Bookmark the permalink.

IXD INTERACTION

UX- User Experience
UI - User Interface
CI - Convesational interface
BCI - Brain computer interface
PD - Product Design
NLP - Natural Language Processing

DEV DEVELOPER

Simulink
Matlab
Fpga
Zerynth
Python

This website uses cookies to improve your experience. We'll assume you're ok with this, but you can opt-out if you wish